Charge trapping characteristics of high-relative permittivity (high-κ) HfO 2 films with Al 2 O 3 as a blocking oxide in p-Si/SiO 2 /HfO 2 /Al 2 O 3 /metal memory structures have been investigated. All high-κ films have been grown by atomic layer deposition. A transmission electron microscope image shows that the HfO 2 film is polycrystalline, while the Al 2 O 3 film is partially crystalline after a high temperature annealing treatment at 1000
Introduction
High-relative permittivity (high-κ) charge trapping layers in poly-Si/SiO 2 /high-κ/SiO 2 /Si (SOHOS) memory structure are of increasing interest for charge storage non-volatile memory (NVM) device applications [1] [2] [3] [4] [5] [6] [7] [8] . Memory devices with nano-crystals have been reported by several groups [9] [10] [11] [12] [13] [14] [15] [16] [17] , but they have a uniformity problem. A single quantum well (HfO 2 /TiO 2 /Al 2 O 3 ) memory capacitor with a small memory window (∼1.6 V) has also been reported [18] . Silicon-nitride (Si 3 N 4 ) charge trapping layers in a polySi/SiO 2 /Si 3 N 4 /SiO 2 /Si (SONOS) memory structure have been studied extensively with poor retention and scaling issue [19, 20] . The high-κ film as a charge trapping layer should be used in the SONOS structure to improve the program/erase speed, vertical scaling and charge retention characteristics [21] [22] [23] . To further improve the vertical scaling and charge retention characteristics of non-volatile memory devices, the high-κ materials with a large barrier height, such 
Experimental details
High-κ HfO 2 and Al 2 O 3 films were deposited on p-type silicon (1 0 0) substrates with a resistivity of 15-25 cm by atomic layer deposition (ALD) using hafnium tetra-chloride (HfCl 4 ) and tri-methylaluminium (Al (CH 3 ) 3 ) precursors at a substrate temperature of 300
• C. The precursor temperatures were 185
• C for HfCl 4 and 23
• C for Al(CH 3 ) 3 . Prior to deposition of high-κ HfO 2 and Al 2 O 3 films, the p-Si substrate was cleaned by dipping in dilute HF for 1 min using the Radio Corporation of America (RCA) process to remove native oxide from the surface. Then, tunnelling oxides (SiO 2 ) with thicknesses of 3 nm-4 nm were grown by a rapid thermal oxide (RTO) system with a temperature of 1000
• C for 20-60 s. High-κ Al 2 O 3 films as a blocking oxide were used for all memory capacitors. After deposition of high-κ films, a post-deposition annealing (PDA) was carried out at 1000
• C for 10 s in N 2 ambient. Table 1 shows all high-κ memory capacitor structures. After deposition of an aluminium (Al) or platinum (Pt) gate electrode (gate area: 3.14 × 10 −4 cm 2 ), post-metal annealing with a temperature of 400
• C for 5 min was done using forming gas [N 2 (90%) + H 2 (10%)]. To probe the thickness and microstructure of high-κ HfO 2 memory capacitors, high-resolution transmission electron microscopy (HRTEM) was performed using a JEM 3000F field emission system with an operating voltage of 300 kV and a resolution of 0.17 nm. Electrical properties such as highfrequency (100 kHz) capacitance-voltage, current-voltage, charge loss and retention of all memory capacitors were carried out using HP 4284A LCR meter and HP4156B semiconductor analyser systems. are found to be ∼4 nm, ∼5 nm and ∼10 nm, respectively. It is observed that the HfO 2 film shows polycrystalline, while the Al 2 O 3 film as a blocking oxide shows almost amorphous after a high temperature annealing treatment (∼1000
Results and discussion
• C, 10 s) in N 2 ambient. It is also investigated that the high-κ Al 2 O 3 film as a blocking oxide has a great impact to enhance the electron injection from the Si substrate under the program condition and to enhance the hole injection under the erase condition of memory capacitors, and it has been explained by a schematic energy band diagram as shown in figure 2 . The program and erase conditions are used positive and negative gate voltages, respectively. Under positive gate voltage, the electrons can be tunnelled from the Si substrate and captured by the traps in the HfO 2 films. The trapped electrons in the HfO 2 films will create an electric field distribution to inhibit electron injection. Under the programming condition, the flatband voltage shift ( V FB ) can be related to the charge transfer through the corresponding charge centroids [25] in the HfO 2 films by the following relation
where Q HfO2 is the amount of trapped charges per unit area in HfO simplified as
The capacitance-equivalent thickness (CET) of SiO 2 /HfO 2 / Al 2 O 3 stack dielectrics can be written as
where ε TO is the relative permittivity and x TO is the thickness of tunnelling oxide (SiO 2 ). The electric fields across tunnelling oxide (E TO ) and blocking oxide (E BO ) under an erase mode [24] can be explained by the following equations:
where V g is the applied gate voltage, φ ms is the work function difference between the gate electrode and p-Si substrate, and φ s is the surface potential. Relative permittivities of HfO 2 and Al 2 O 3 films are found to be ∼17 and ∼8, respectively, after a high temperature annealing treatment at ∼1000
• C for 10 s in N 2 ambient. Assuming the permittivity of ∼3.9 of SiO 2 , relative permittivities of pure HfO 2 and Al 2 O 3 films are calculated using p-Si/SiO 2 (3 nm)/HfO 2 (10 nm)/Al and p-Si/SiO 2 (3 nm)/Al 2 O 3 (10 nm)/Al stack capacitor structures, respectively, with the series capacitance method [26] . The high-frequency (100 kHz) capacitance is used to calculate the relative permittivity. Using those relative permittivity values in the above equations and applying the V g = 15 V, the electric field across tunnelling oxide (E TO ) is ∼14 MV cm (MLC) storage memory device applications. The capacitanceequivalent thicknesses are found to be ∼9.2 nm for S1, ∼10.3 nm for S2 and ∼11.2 nm for S3 memory capacitors. The capacitance density of >3.0 fF µm −2 is high enough to scaling the device. According to industrial technology roadmap on semiconductor (ITRS), the thicknesses are needed to be 3 nm for tunnelling oxide (SiO 2 ), 4 nm for the silicon-nitride (Si 3 N 4 ) trapping layer and 4 nm for blocking oxide (SiO 2 ) for 45 nm technology node in the SONOS flash memory device. So, the total thickness of the SONOS flash memory is 11 nm. Furthermore, the SONOS memory device cannot be scaled below the 45 nm technology node, and one of the reasons is the high leakage current. Our memory device shows the small CET of 9.2 nm with a low leakage current because of thick high-κ HfO 2 as a trapping layer and the high-κ Al 2 O 3 as a blocking oxide. It is believed that our memory device can be used below the 45 nm technology node. HfO2 ] of the HfO 2 films with respect to the Si substrate are found to be ∼1.7 eV and ∼3.1 eV, respectively, and those values of the pure Al 2 O 3 films are found to be ∼2.8 eV and ∼4.9 eV, respectively. It indicates that more electrons or holes from the Si substrate can be injected into the HfO 2 films rather than the Al 2 O 3 films because FowlerNordheim (FN) tunnelling current has been dominated at the same gate voltage. The V FB shifts are found to be ∼1.2 V for the HfO 2 film (S1) and ∼0. trapping layer is higher than that of the pure Al 2 O 3 films. The valence band offset and conduction band offset of all memory structures have been measured by ultra-violet photoelectron spectroscopy (not shown here). The memory window and the V FB shift of all HfO 2 memory capacitors are higher than that of the pure Al 2 O 3 film, due to higher charge trapping sites and higher charge trapping density in the HfO 2 film [21] . A thicker HfO 2 film (∼10 nm) has a larger memory window than that of a thin (∼5 nm) HfO 2 film (table 1), due to high charge trapping density of the thicker HfO 2 film (inset of figure 4 ). The charge trapping density for all memory capacitors is calculated using this equation,
where C ox is the total oxide capacitance per unit area. A high charge trapping density of ∼1.1 × 10 13 cm −2 has been observed for a high-κ memory capacitor, indicating that the high-κ HfO 2 charge rapping layer shows promise for application.
Erasing characteristics for all memory capacitors are shown in figure 5 . Erasing drive voltages (V g − V FBN ) with an Al gate electrode are found to be −10.0 V for S1, −10.5 V for S2 and −11.7 V for S3 memory capacitors. A large erasing voltage is necessary for all memory capacitors, due to large valance band offset (∼3.1 eV) and small amount of hole injection from the Si substrate. The memory capacitor (S3) has a large erase voltage (−11.7 V), due to the thicker tunnelling oxide (∼4 nm) and lower tunnelling probability of holes from the Si substrate into the high-κ charge trapping layers. The erasing voltage of the S1 memory capacitor with a Pt gate is −8.3 V. It is observed that the work function is ∼4.1 eV for the Al gate and ∼5.2 eV for the Pt gate. The erasing voltage can be drastically decreased with a high work function metal gate (Pt), due to lower leakage current from the gate electrode. Figure 6 shows the leakage current of the high-κ HfO 2 memory capacitor (S1). The gate leakage current is lower for a high work function metal gate and the memory capacitor can be operated up to the gate voltage of ∼16 V because of the high breakdown voltage of <−16 V. It is noted that a low backward tunnelling current, thin tunnelling oxide and small valence band offset between the trapping layer and Si substrate are necessary for easy erasing of memory devices. Normalized capacitances versus time have been shown in figure 7 . To investigate the charge loss, all memory devices are programmed using V g − V FBN = +6 V for 60 s. Then, the capacitance has been measured at a gate voltage of V g − V FBN = −1.5 V. A constant gate voltage of V g − V FBN = −1.5 V has been applied to the gate electrode at all times during the capacitance measurement. The memory capacitor (S1) with a thin (∼5 nm) HfO 2 charge trapping layer shows a large charge loss as compared with a thick (∼10 nm) charge trapping layer (S2). The memory capacitor (S3) shows a negligible charge loss as compared with those of other memory capacitors, due to low probability of charge loss through thick tunnelling oxide (∼4 nm). The impact of the metal gate electrode on the memory window after 10 years of retention has been shown in figure 8 . At first, the memory capacitors (S2) are programmed under a drive gate voltage of +15 V for 10 s. Then, the V FB has been • C after 10 years of retention. The memory window of the Pt gate is ∼4.1 V at 85
• C after 10 years of retention. An excellent retention has been observed by the Pt gate electrode, due to the low leakage current of the memory capacitors ( figure 6 ). Charge losses of the Al and Pt gate electrodes are estimated to be ∼60% and ∼31%, respectively, after 10 years of retention. The charge loss of the memory capacitor (S2) with a Pt gate electrode increases (slightly) ∼39% at 85
• C after 10 years of retention. She et al [27] reported that the charge loss of HfO 2 charge trapping memory devices is higher ∼56% at 85
• C after 10 years of retention. Due to the large memory window and low charge loss of the high-κ HfO 2 charge trapping memory device with high-κ Al 2 O 3 as a blocking oxide and a high work function metal gate, it can be used in future high-density and scaled flash memory device applications.
Conclusion
Charge trapping characteristics of the high-κ HfO 2 charge trapping memory capacitors with high-κ Al 2 O 3 as a blocking oxide have been investigated. They show a high charge trapping density, large memory window, low charge loss and small equivalent oxide thickness. The high-κ memory devices with a high work function metal gate show promise for future scaled high-density flash memory device applications.
